Altera_Forum
Honored Contributor
14 years agoTimeQuest
I have a PLL with its input clock from a port (physical pin) as shown as attached. This clock is specified as a base clock. Then "derive_pll_clocks" is added. The following constraint is also added. ...