Timequest: Source synchronous timing isn't moving when I adjust PLL

I have a bit of a confusing timing issue. I have a source synchronous DDR LVDS output interface in which the data and clock are centre aligned. This all passes timing and I am happy with all the ...