Altera_ForumHonored Contributor9 years agoTimeQuest / DE1-SoC Design Contraint File Hi, I don't know what happened, but my topic got lost somehow - so here s another attampt. I've downloaded the SDC file for the DE1-SoC board from altera's university program p...Show More
Altera_ForumHonored Contributor9 years agoPS: Here is an image of the timing analyzer results: http://imgur.com/a/tjrl6
Recent DiscussionsHow to fix Error(23782): Failed to find an expected reportSolvedQuartus 22.1 and 23.1 Synthesis ErrorConnection bit order between hierarchyCould not link 'vsim_auto_compile.dll' error troubleshooting.Failed to run ip-setup-simulation: