Altera_ForumHonored Contributor8 years agoTimeQuest / DE1-SoC Design Contraint File Hi, I don't know what happened, but my topic got lost somehow - so here s another attampt. I've downloaded the SDC file for the DE1-SoC board from altera's university program p...Show More
Altera_ForumHonored Contributor8 years agoPS: Here is an image of the timing analyzer results: http://imgur.com/a/tjrl6
Recent DiscussionsDuplicate_hierarchy_depth / duplicate_registerhow to reduce clock skew between synchronous clockQuartus - Users getting license Notification with new license appliedQuartus messages web search goes to IntelIs Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device 1SN21CEU2F55E2VG?