Altera_ForumHonored Contributor9 years agoTimeQuest / DE1-SoC Design Contraint File Hi, I've downloaded the SDC file from the university program page (https://university.altera.com/redirect/materials?id=/pub/intel_material/boards/de1-soc/de1_soc.sdc). This file contains some en...Show More2017-06-22 (1).jpg21 KB
Altera_ForumHonored Contributor9 years agoHmm, what happened to my topic above - there's just nothing?
Recent DiscussionsQuartus Lite 23.1 MAX 10 EncryptionIs there any way to script the creation of a signal tap instance?Could not link 'vsim_auto_compile.dll' error troubleshooting.Minimum pulse width violation on EMIF-HPSQuartus 26.1: quartus_asm triggers quartus_pfg despite disabled generation flags