This verilog code does not work on FPGA

Hi, I'm new here, so if there's anything wrong with my post, please, feel free to tell me. I'm taking logic design class at my school, learning to design logic gates and verilog, and tryi...