suninNew Contributor3 years agoThe routing delay is 0 ns in quartus chipplanner I designed a program about TDC. However,i found the routing delay is 0 ns when i check its timming by Timequest.Shown below, the Tco is 0.073ns,but the routing delay is 0 ns. chip planner ...Show More
RichardT_alteraSuper Contributor3 years agoMay I know if you able to check whether the design work as desired, through simulation?
Recent DiscussionsInvalid license key (inconsistent authentication code)Regarding the issue of UFM not startingram retimingReset Release IP for Agilex needs Stratix 10 device files installed!Licensing ‘Know-How’ Guide