The result is right in emulator mode, but is wrong in FPGA

--- Quote Start ---

My kernels are all task kernel. That is to say mutiple kernels read/write one global variable ?

--- Quote End ---

Yes, if you have multiple kernels running in parallel which read from or write to the same global memory buffer, and read/write order will affect your output, you will likely get incorrect results. Trying to synchronize such kernels using channels will NOT work.