Altera_Forum
Honored Contributor
Honored ContributorThe report timing of TimeQuet Timing Analyzer
In the process of learn TimeQuet Timing Analyzer I fall in trouble. According to the "data required time = latch edge + clock network delay to destination register – μtsu" the μtSU shoul...
