the gate level simulation hasn't any delay,why?

Hi,

Referring to the user guide, https://www.intel.com/content/www/us/en/programmable/documentation/gtt1529956823942.html (Simulation Levels), gate level timing simulation is not supported for Cyclone V. It is supported only for the Arria® II GX/GZ, Cyclone® IV, MAX® II, MAX® V, and Stratix® IV device families.

It is recommended to use Timing Analyzer instead of gate-level timing simulation.

Thanks.