the gate level simulation hasn't any delay,why?

I simulated a 32 bit adder in the gate level with Modelsim-INTEL FPGA STARTER EDITION 10.5b。The result is same as the RTL Simulution,and I cann't see any delay . Quartus edition is 17.1. Thank you!