The basic theory about static timing analysis

You can analyse an asynchronous design only in part. Delay of combinational logic yes, also up to a latch or asynchronous register input, but not across latches and asynchronously operated registers. The problem is discussed in the TimeQuest user manual written by Rysc.