Test ram module in quartus block diagram

I'm designing 265 bit ram with a 8 bit bus.

I'm currently testing a module but I get an error it has number 12014 and sais "Net IO[7..0] wich fans out to IO[7..0] cannot be assigned more than 1 value" but the whole reason for testing the modules is see what the input and output is.