Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Terasic Blaster issue with Quartus II

I purchased a P0302 USB-Blaster™ download cable, to program an Altera® FPGA mounted on a printed circuit board, at the recommendation of my electronics design vendor. He has used these devices succes...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

The Altera USB Blaster allows the JTAG clock to be reduced. See the USB-Blaster II Download Cable User Guide, page 2.7.

The same method might work for the Terasic Blaster.