Forum Discussion
Altera_Forum
Honored Contributor
16 years agowrite enable should be applied at the same clock cycle as the write address. In your code, write enable is supplied from the port directly, but address registered and thus one cycle delayed. If address is a registered signal, write enable should be as well. But the address is already registered in the RAM block, so it can be assigned outside the clocked process code.