Forum Discussion

Honored Contributor

9 years ago

SystemVerilog "unique if" not supported in Quartus?

It seems like Quartus 16.0 will choke on SystemVerilog "unique if" statements. Could somebody else confirm this, or are there additional SystemVerilog options which can be set in order to support it?...

Altera_Forum

Honored Contributor

9 years ago

--- Quote Start ---

Q16.0 only supports the following SV constructs:

http://quartushelp.altera.com/16.0/index.htm#hdl/vlog/vlog_list_sys_vlog.htm

--- Quote End ---

Thanks!

That says "Supported (unique/priority supported only on case statements)" which basically means that unique if is not supported.

Forum Discussion

SystemVerilog "unique if" not supported in Quartus?

Recent Discussions

Quartus 13.1 including Signal Tap License

Unable to find questa_fe license file

License maintainance expiration

License gone in altera SSLC

When you double click on a word, the other instances do not highlight due to the Find Box being open