SystemVerilog logic type as bidir

Hello, I'm new to SystemVerilog and have a question about a warning Quartus is throwing. I'm working with a design done by someone else. In my code I have a 2 interfaces which have port type ...