SystemVerilog Interface Synthesis Quartus 13

Quartus 13 Synthesis has the limitation that interface attributes cannot be used conveniently in a module. I am looking for a work around as this limitation does not appear in other tools. Giv...