Forum Discussion
RRoma13
New Contributor
New Contributorsystem verilog signed'() extended sign bit wrong
module signed_test3( input logic clk, input logic [11:0] in, input logic [11:0] zero, output logic signed [15:0] d, output logic signed [15:0] d2 ); logic signed [15:0] c,c2; logic signed [...
paveetirrasrie_Altera
Frequent Contributor
Frequent ContributorWe do not receive any response from you to the previous question that I have provided. This thread will be transitioned to community support.
If you have a new question, feel free to open a new thread to get the support from Intel experts.
Otherwise, the community users will continue to help you on this thread.
Thank you.
