system verilog signed'() extended sign bit wrong

module signed_test3( input logic clk, input logic [11:0] in, input logic [11:0] zero, output logic signed [15:0] d, output logic signed [15:0] d2 ); logic signed [15:0] c,c2; logic signed [...