Altera_ForumHonored Contributor8 years agoSystem Verilog Pin Assignment Issues Newbie question - Just bought my first FPGA and working through examples to understand design and coding. My first example using a block diagram and .v file worked fine. My next try was using a book ...Show More
Recent DiscussionsFree Licence for Max+PlusIIMAX10 ADC - getting it to simulate in ModelsimFailed to run ip-setup-simulation:Compile option not saved (reversed to default)How to fix Error(23782): Failed to find an expected report