Synthesis

Hi all Im a new user, I am trying to compile an FIR but I don't want to use the embedded multipliers/memory in my design. Insted I want to map my entire design into Logic Blocks. Is there a...