Altera_ForumHonored Contributor15 years agosynthese hello I have a code in vhdl ,I want to do the synthese under quartus can you give me the steps to the synthesis in quartus
Altera_ForumHonored Contributor15 years agohow to do this step create and add an sdc file for timing.
Recent DiscussionsMAX10 ADC - getting it to simulate in ModelsimFailed to run ip-setup-simulation:Compile option not saved (reversed to default)How to fix Error(23782): Failed to find an expected reportSSLC Login Issue – "You need to enroll" loop after OTP verification