Synopsys SDC asyncronous clock

I have a design that uses memory mapped registers in an FPGA connected to a bus using an NXP processor. The bus consists of a data bus, address bus, chip enable, and read and write lines. I'm not ...