Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Synchronizing a state machine

Hi,

I've got a state machine in a component and there's something I don't understand correctly.

See attachments for code of the component and test bench.

I'd like everything of the s2 state to be done during s1. So I simply copied everything from line 130 to 161 between 126 and 127 but the simulation result is not what I expect: cur_blk isn't correct. Do I have a problem with th RAMs management?

1 Reply

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    9 years ago

    This is not something we can really do, because we have no idea about design intention.

    You need to get debugging in your simulator to see whats going wrong. Trace the problem back from where it starts.