Altera_ForumHonored Contributor17 years agostronge behavior of case statement Hi All...I have a very strange behavior of a case statement. In timing simulation, this segment of code: fifo_ctrl_data: process begin wait until clk'event and clk='0'; case sc is w...Show More
Altera_ForumHonored Contributor17 years agoHi Kaz Sorry my post was directed at zhangyi17's original post.
Recent DiscussionsDuplicate_hierarchy_depth / duplicate_registerhow to reduce clock skew between synchronous clockQuartus - Users getting license Notification with new license appliedQuartus messages web search goes to IntelIs Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device 1SN21CEU2F55E2VG?