Altera_ForumHonored Contributor17 years agostronge behavior of case statement Hi All...I have a very strange behavior of a case statement. In timing simulation, this segment of code: fifo_ctrl_data: process begin wait until clk'event and clk='0'; case sc is w...Show More
Altera_ForumHonored Contributor17 years agoHi Kaz Sorry my post was directed at zhangyi17's original post.
Recent DiscussionsInterfacing Avalon Streaming FIFO IP with GTS Ethernet Hard IPInvalid license key (inconsistent authentication code)Regarding the issue of UFM not startingram retimingReset Release IP for Agilex needs Stratix 10 device files installed!