Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorStratixV transceiver simulation
I am simulating a simple StratixV HSSI transceiver set up in BASIC mode with 20-bit parallel data interfaces at 300 MHz. In the test bench the TX serial output is connected to the RX serial input. ...
Altera_ForumHonored Contributor
Honored ContributorHi Michael,
You can refer to Stratix V design example in Altera wiki (http://www.alterawiki.com/wiki/category:transceivers) on how the simulation is performed and cross check with yours to see if there is anything missing.
