Strange warnings in quartus 2

I have a system in which I am trying to run program code from sdram through sdram controller on the DE2 board. The clock signal for the SDRAM is generated from a clock signal output of PLL with phase...