Altera_ForumHonored Contributor13 years agostd_logic_vector type does not match integer literal Error (10517): VHDL type mismatch error at Transmit2.vhd(118): std_logic_vector type does not match integer literal at constant preamble : STD_LOGIC_VECTOR (31 DOWNTO 0) := 16#55#; -- 16 b...Show More
Altera_ForumHonored Contributor12 years agoi got it, so that i write for hex number, in the another post, i thought it as an integer
Recent DiscussionsIs Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device?Timing analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5