Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

std_logic_vector type does not match integer literal

Error (10517): VHDL type mismatch error at Transmit2.vhd(118): std_logic_vector type does not match integer literal at constant preamble : STD_LOGIC_VECTOR (31 DOWNTO 0) := 16#55#; -- 16 b...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

i got it, so that i write for hex number, in the another post, i thought it as an integer