SPI Flash Timing Constraints

Does anyone have an example of how to properly constrain the SPI MISO line when all of these conditions are true: 1) The FPGA is the SPI master 2) The FPGA is generating and providing ...