Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorSPI Flash Timing Constraints
Does anyone have an example of how to properly constrain the SPI MISO line when all of these conditions are true: 1) The FPGA is the SPI master 2) The FPGA is generating and providing ...
Altera_ForumHonored Contributor
Honored ContributorI still have not figured this out. I made this diagram to show the path that I am trying to constrain:
https://www.alteraforum.com/forum/attachment.php?attachmentid=13698 Are my constraints appropriate for this situation? How do I tell when an additional PLL output for phase shifting the clock becomes necessary?
