Specifying the latch edge for DDR output timing

This is a problem that I've had hanging over me for a while. I'm hoping someone can shed light on it. So, I need to implement some DDR output logic (not for memory, but just to send a high-spee...