Altera_ForumHonored Contributor9 years agoSource Synchronous mode in different quartus version hi, everyone, I have a design using alt_pll Source Synchronous mode, and I make the data input pin "rx" an PLL Compensation assignment. When builded with Quartus 9.1, the "rx" input register...Show More
Altera_ForumHonored Contributor9 years agoI tried regenerating the IP, it didn't make any difference.
Recent DiscussionsNo access to the Self Service Licensing Center (SSLC)recovery timing issueDuplicate_hierarchy_depth / duplicate_registerUnable to download Quartushow to reduce clock skew between synchronous clock