Altera_ForumHonored Contributor9 years agoSource Synchronous mode in different quartus version hi, everyone, I have a design using alt_pll Source Synchronous mode, and I make the data input pin "rx" an PLL Compensation assignment. When builded with Quartus 9.1, the "rx" input register...Show More
Altera_ForumHonored Contributor9 years agoI tried regenerating the IP, it didn't make any difference.
Recent Discussionsagilex7 ram back-annotationFIR IP configured for InterpolationSSLC Login Issue – "You need to enroll" loop after OTP verificationA5EG013BB18A OPN is visible in Quartus but not listed in Program File Generatoraltera scfifo ip with power-up initial value