Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Source-Synch I/O Constraints

I've read just about every post by Rysc and Kaz on constraints. Many thanks for their contributions to this forum. I'm having trouble getting the constraints right for a source synchronous int...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

I don't see anything wrong then. Don't you get any more errors/warnings?

TQ is complaining that there's no recombination logic driving mclk_p from neither clkA_p, clkB_p and the PLL. Is it possible that Quartus optimized away the logic that should be driving mclk_p?

PS1: Are clkA, clkB and the gxb_refclk related clocks?

PS2: What are the generated clocks at the mux output for