Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Source-Synch I/O Constraints

I've read just about every post by Rysc and Kaz on constraints. Many thanks for their contributions to this forum. I'm having trouble getting the constraints right for a source synchronous int...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

- Which is the PLL input clock? You're missing a derive_pll_clocks command, btw.

- Are you muxing the PLL clock, clkA and clkB into mclk_p? Or are you just using one of them?