Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
7 years ago

SISO testbench and waveform HELP

Hello, i am new to VHDL and i want some directions. I want to make a Serial in serial out 4 bit shift register, but my waveforms in output have some red marks as you can see below. https://alter...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
7 years ago

--- Quote Start ---

You're driving Sout in the testbench, and the UUT is also driving Sout. Only the UUT should be driving SOut.

--- Quote End ---

You mean i should not change the values of Sout in the process? When i do it Sout is always 0.