Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorSingle multiplier takes up a whole DSP block for
Hello, I'm using a Cyclone V SOC FPGA. Currently my design has 8 multipliers (which I coded in VHDL instead of instantiating). The inputs to the multipliers are 12 and 16 bits wide. ...
Altera_ForumHonored Contributor
Honored ContributorCan you show the VHDL code? Have you tried instantiating the multipliers from the IP Catalog instead of using code inference?
