--- Quote Start ---
i am new guy to altera, maybe i am not familiar to the quartus tools, but i feel the simulation of the quartus is not as friendly as ise.
how can i do if i want to sim one of the vhd file of the project?
is there any manual or handbook for new ones to study how to simu a project?
thanks!
--- Quote End ---
Quartus and Modelsim are totally separate tools from separate vendors. Personally I never run Modelsim from Quartus, and I never have Quartus generate a testbench.
My recommendation for development is to write everything in a hardware description language, eg., VHDL or SystemVerilog (of which Verilog is a subset). Modelsim can be used to simulate that code independent of Quartus. Once your simulation operates correctly, then you can synthesize the top-level design.
Things get a little trickier with Qsys systems, since you have to use Quartus to generate the Qsys system code, and then once you have that you can simulate with Modelsim.
I've posted some simple Modelsim simulations;
http://www.alteraforum.com/forum/showthread.php?t=45770 http://www.alteraforum.com/forum/showthread.php?t=32386 Try those and you'll see how the code and testbench can be structured.
Cheers,
Dave
Honored Contributor
