Simulation problem with autogenerate verilog code

Hi, I develope some CNN on openCL, compile with OpenCL FPGA compiler, and this CNN is work on the DevKit. But I want to simulation autogenerated verilog code which get after compilation. Simu...