Simulation Problem about a D filp flop by modelsim ALTERA 10.1d

Why reg and wire have different behaviors in RTL simulation? The module is pasted below. module FIFO# (parameter WIDTH = 8, DEPTH = 16) ( input DataIn, input RdReq, input WtR...