Simulation delay problem

heey all, i've done writing a vhdl code on Quartus || but i faced this problem when i simulate in functional simulation mode, the circuit is doing well and the output comes as it's expected! ...