Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Simulating VHDL test bench using Modelsim

can anyone tell me the steps to follow in order to simulate my vhdl test bench with modelsim-altera? I had type my test bench with Quartus II and save the file.
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

--- Quote Start ---

I get the following message in the transcript panel:

# Invalid time string specified: # Could not find Wave window Invalid time string specified:

--- Quote End ---

I did have excatly the same problem just like yours. I am using ACTEL Libero and ModelSim Actel to do the wave simulation

the thing is, as soon as I open the ModelSim, after some compiling, there is always an error message appeared on the transcript window:# invalid time string specified

then the wave window is just blank

can someone here tell me whats going on with the software?:(