Altera_ForumHonored Contributor8 years agoSignalTAP v16+ and Clock Enable signal problem I found a nasty problem with SignalTAP on Quartus v16 and up. I've used Quartus v13.1 before and i often used Storage Qualifier signal as a clock enable. I've used "input port" option and clock e...Show More
Altera_ForumHonored Contributor8 years agoIt happens in all my projects, including new projects created in v16.
Recent DiscussionsInvalid license key (inconsistent authentication code)Regarding the issue of UFM not startingram retimingReset Release IP for Agilex needs Stratix 10 device files installed!Licensing ‘Know-How’ Guide