Forum Discussion
Altera_Forum
Honored Contributor
18 years agoHow are you removing it? Assignments -> Settings -> Signal Tap II Logic Analyzer(unchecking it). I think you can disable it within the .stp file so that it still exists so you can quickly tap nodes in a compiled design(i.e. the sld_hub is still there), which is not what you want.