Forum Discussion

New Contributor

3 years ago

Solved

Signal Tap with clock signal from different partition

I have a project with a reserved core partition in which I would like to analyze a set of signals. However, the clock signal that is used within that partition originates in the root partition. When ...

sstrell
3 years ago
You need to add the host and agent SLD JTAG bridge IP in the root and reserved partitions:

https://www.intel.com/content/www/us/en/docs/programmable/683819/22-1/debugging-block-based-designs-with.html

Is your Signal Tap in the root or reserved partition?

sstrell

Super Contributor

3 years ago

You need to add the host and agent SLD JTAG bridge IP in the root and reserved partitions:

https://www.intel.com/content/www/us/en/docs/programmable/683819/22-1/debugging-block-based-designs-with.html

Is your Signal Tap in the root or reserved partition?

Forum Discussion

Signal Tap with clock signal from different partition

Recent Discussions

timing violation fix

Quartus Prime Lite 25.1 License Error - "Unable to checkout a license" (SALT_LICENSE_SERVER)

Quartus Prime Pro 26.1 - Where to find Documentation of new Signaltap features

Error (292014): Can't find valid feature line for core SLL_CA_HBC_T001_Hyperbus_Memory_Controller_10

Agilex 5 – Critical HSSI Error in JESD204B Example Design