Forum Discussion
Altera_Forum
Honored Contributor
12 years agoThat usually occurs when the trigger events are not happening. Are these signals connected to anything except signaltap, that have an effect on an output? if they're not, you will need syn_keep attributes to prevent the synthesisor removing them.
NOTE: Dividing clocks like this is not recommended if you are driving other logic with them.