Altera_ForumHonored Contributor11 years agoSignal Tap auto start analyzing Hi all For debugging my project I use the Signal Tap Logic Analyzer in Quartus II. The time region of interest which I want to see is from the beginning of the first clock cycles. Doing the sta...Show More
Recent DiscussionsInterfacing Avalon Streaming FIFO IP with GTS Ethernet Hard IPInvalid license key (inconsistent authentication code)Regarding the issue of UFM not startingram retimingReset Release IP for Agilex needs Stratix 10 device files installed!