Show delays of path in chip planner

Hi, In the Chip Planner, I use "Generate Fan-In/Out Connections" to figure out the connection between two related nodes (lut, or register). But I can't see the delay between them, for example, ...