Setting up Generated Clock Constraints for PLL in NIOS

My design is based on a Nios Processor in an Cyclone 3 FPGA. I am working with the Quartus TimeQuest Timing Analyzer and trying to Create a Generated Clock constraint for a PLL that we have ...