set_output_delay specification for defined edge delay

i have an output bus, which has to provide new data 15..20ns after the rising edge of the input clock. clock period is 61ns. with the classic timing analyzer, i had TCO defined as 20ns and MTCO...