set multicycle on derived clocks

hi, I have 2 derived clocks of a base clock which divide by 2 and 3 (for e.g). If these go to clock enables of a source and sink register, then I wish to do a multicycle on this register 2 reg...