Set_input_delay misunderstanding

OK Rysc thanks, the compelling question is now (in simplest case of replacing actual input clk with virtual non existent clock) what is this 20 ps uncertainty between these two clocks mean? what does it actually represent. Is it that the tool wants to add uncertainty but it cannot apply it to single clock case? in which case is a tool weakness.